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Introduction -Gate Dielectrics 
EOT
Beyond this point of cross over, oxynitride is incapable of meeting the limit (Jg,limit) on gate leakage current density
• Scaling beyond 1 nm, 10 3 A/cm 2 is almost upon us! • Topside electrical contact to the capacitor substrate is required to eliminate the wafer chuck from the measurement circuit.
2. Use of measurement frequencies high enough to reduce the effect of the parallel conductance of the gate stack. Dissipation factor must be reduced sufficiently to permit accurate measurements.
3. Geometric resolution of the test structure effective area must be adequate to assure accurate and precise definition of EOT.
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1-Port Philips UHF MOSCAP Design
• Designed for low series resistance
• Uses 3-point (G-S-G) UHF probe head
• 720 -1.0x2.6 µm capacitor elements • Frequency-invariant C-V data can be obtained in wafer form on 2 nm SiO 2 films with properly designed test structures.
• Some frequency dispersion is seen on more highly scaled high-k devices.
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Three-element Equivalent Circuit Parameter Analysis from Dissipation
• Information on energy and depth distribution of the traps may be obtained from these curves.
nm HfSiO / polySi
Slide 050309002 Small contact area provides superior performance for ultra-thin dielectrics
AFM Indicates No Surface Damage
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In-line Measurement of CET/EOT with EM-probe

